Hardware verification languages

Results: 197



#Item
51Computing / Theoretical computer science / Logic in computer science / Hardware verification languages / Formal verification / Eiffel / Functional verification / E / Software verification / Software engineering / Object-oriented programming / Formal methods

A Fully Verified Container Library? Nadia Polikarpova1?? , Julian Tschannen2 , and Carlo A. Furia2 1 MIT CSAIL, USA

Add to Reading List

Source URL: se.inf.ethz.ch

Language: English - Date: 2015-04-16 04:52:13
52Carbon offset / Verification / E / Carbon finance / Hardware verification languages / Center for Resource Solutions

Reporting Year 2014 Annual Verification Submission Timeline and Deadlines Monday, March 23, 2015 – 11:00am Pacific to 12:30pm Pacific Green-e Climate will host a Participant Training Session on March 23th for sellers i

Add to Reading List

Source URL: www.green-e.org

Language: English - Date: 2015-03-02 16:44:09
53VHDL-AMS / Synopsys / Reliability engineering / VHDL / SystemC / SPICE / Verilog / Aerospace engineering / Modeling language / Electronic engineering / Hardware description languages / Electronic design automation

Saber Aerospace Overview Proven Robust Design Solution for Aerospace Mechatronic Systems Saber ® is the proven standard for mechatronic system design and verification. Aerospace design teams worldwide use Saber to devel

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-01-29 15:47:57
54Cross-platform software / Java programming language / Java platform / Java virtual machine / Hardware verification languages / Java / Main function / D / E / Computing / Software engineering / Computer programming

Manifestations of Java Dynamic Linking - an approximate understanding at source language level Sophia Drossopoulou and Susan Eisenbach Department of Computing, Imperial College, LONDON [sd,sue]@doc.ic.ac.uk Abstract Thro

Add to Reading List

Source URL: slurp.doc.ic.ac.uk

Language: English - Date: 2004-02-02 07:07:00
55Hardware description languages / E / SystemVerilog / Functional verification / Formal verification / Verilog / SystemC / Integrated circuit design / Verification and validation / Electronic engineering / Electronic design automation / Hardware verification languages

Microsoft PowerPoint - MAPLD06DesignVerificationTutorial_v5.ppt

Add to Reading List

Source URL: www.klabs.org

Language: English - Date: 2009-01-16 16:45:26
56Hardware verification languages / E

Product Verification Procedures (Atlete Project) - update

Add to Reading List

Source URL: www.iea-4e.org

Language: English - Date: 2010-09-27 02:23:55
57Hardware verification languages / Hillsboro /  Oregon / Synopsys / High-level synthesis / SystemC / System on a chip / Logic synthesis / Ricoh / Electronic engineering / Electronic design automation / Electronic design

Success Story Synopsys and Ricoh Ricoh Optimizes New Multi-Function Printer SoC Architecture with Synopsys Platform Architect MCO

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2014-12-30 08:15:46
58Barcode / Encodings / Notation / Formal methods / Procedural programming languages / Verification and validation / C / Software development process / E / Automatic identification and data capture / Computing / Science

™ Existing AIDC hardware using SwiftVerify quickly and accurately verifies 1D and Postal bar codes based on ISO/IEC, ANSI and

Add to Reading List

Source URL: www.omniplanar.com

Language: English - Date: 2007-02-09 15:54:58
59Perl / Hardware description languages / Object-oriented programming / Hardware verification languages / Verilog / Constructor / Class / E / Software engineering / Computing / Computer programming

A Guide to PERL ILOG Eli Billauer [removed] November 11, 2003

Add to Reading List

Source URL: www.billauer.co.il

Language: English - Date: 2003-11-11 14:22:48
60Hardware verification languages / Science / Business / Industrial engineering / Environmental design / Specification / Packaging and labeling / Electronic Product Environmental Assessment Tool / Reuse / Technology / Technical communication / Systems engineering

EPEAT, Inc. 227 SW Pine Street, Suite 300 • Portland, OR 97204 • V: ([removed] • F: ([removed] • www.epeat.net OUTCOMES REPORT EPEAT VERIFICATION ROUND PC[removed]Overview of Verification Round

Add to Reading List

Source URL: www.epeat.net

Language: English - Date: 2015-03-09 11:50:38
UPDATE